

Acoustic Emission

&

Printed Electronics

by

Reza Ghaffarian, Ph.D.

JPL-Caltech

(818) 354-2059

Reza.Ghaffarian@JPL.NASA.gov



Copyright 2014 California Institute of Technology

Government sponsorship acknowledged

NASA Electronic Parts and Packaging Program (NEPP)
NASA GSFC, June 2014



Outline

Acoustic Emission

- Visual vs AE & X-ray vs AE
- AE and X-ray of LGA and flip-chip CGAs
- Microsection verification
- Summary-AE

Printed Electronics Technologies

- PET definition, Mix of Technologies
- PET vs Conventional
- OE-A and iNEMI Roadmaps
- Summary PET



Visual Vs C-SAM

Visual Inspection

Excellent for exposed solder joints inspection including dewetting, cold solder, contamination, stress marks

No inspection of hidden features, flip chip solder, underfill voids, delamination, FCGA/CGA

C-SAM
Inspection

Excellent for hidden defects

Delamination/voids
/crack


Cannot detect features when interference with AE signal

C-SAM needs to be inserted into water



P-LGA X-ray/C-SAM

Plastic LGA - Optical Image



X-ray Image


C-SAM Image- 5 MHZ

Reza Ghaffarian/JPL/Caltech

NEPP ETW, June 17-19, 2014



Layering C-SAM-P-LGA




25 MHZ -C 25 MHZ -D


NEPP ETW, June 17-19, 2014

Reza Ghaffarian/JPL/Caltech




C-SAM PBGA Samples






SN11 Part A- PBGA 432



SN11 Part D-PBGA 676




C-SAM FC-BGA




C-SAM Image-Heat Sink Interface




C-SAM FC-CGA








C-SAM FC-CGA





C-SAM FC-CGA



Flip-chip die interface 230 MHz


NEPP ETW, June 17-19, 2014

Substrate interface 230 MHz


Reza Ghaffarian/JPL/Caltech




X-Section FC-CGA



SN016 CGA 1517 I/O X-sectional Optical images







Summary - AE

- AE report is released: See http://NEPP.nasa.gov
- C-SAM for PEM
- C-SAM/X-ray of P-LGA assembly
- CGA/FC-CGA/FCBGA with heat sink
- FC-CGA, after heat sink sheared off
 - No C-SAM defect detection, 20 repeated with solder iron touches, a tip temp at 700°F
- FC-CGA with no heat sink
- Microsection to verify delamination
- C-SAM of fine pitch PBGAs
- Recom: Repeat with known defects



Outline

Acoustic Emission

- Visual vs AE & X-ray vs AE
- AE and X-ray of LGA and flip-chip CGAs
- Microsection verification
- Summary-AE

Printed Electronics Technologies

- PET definition, Mix of Technologies
- PET vs Conventional
- OE-A and iNEMI Roadmaps
- Summary PET



Printed Electronics

Printed electronics technologies and 2D/3D conventional/rapid printing of organic/non-organic electronic devices on various small/large substrates are projected to grow exponentially in commercial industry, providing an opportunity for various applications.

Additive manufacturing (AM) or 3D printing is a process for building up a three-dimensional solid object, layer-by-layer, from a 3D digital model. It is an additive process, contrary to traditional machining, which is a subtractive process.



Printed Electronics

Printed electronics technologies (PET) are emerging technologies that add significant advantages compared to the use of costly and inflexible electronic systems. These technologies can also be edible, biocompatible, and conformable/stretchable. For example on edibility, NASA recently (May 2013) awarded a contract to a company to make food "on-demand" from the ingredients; this allows for storage of ingredients rather than prepared food meeting the demand for food for long-distance travel such as humans to Mars by 2030. Other projects currently being pursued by NASA include nanotechnology ink and identifying ways PE technologies can be effectively implemented into various aspects of spacecraft. NASA is heavily involved in advancing the PET forward.



INEMI Roadmap

Paradigm Shifts

- All PE to "hybrid" products
- Cost per area rather than cost per function
- No-traditional integration- Ubiquitous electronics
- Scalable and high volume production
- Novel form factor and low-cost electronics

Enablers

- Establish best-in-class manufacturing
- Develop low temp interconnect materials
- Improve materials/processes
- Develop high performance/stable organic/inorganic/hybrid
- Advance design and layout products



iNEMI Roadmap

Near-term opportunities are

- 1) Non-hybrid an application that is comprised of only the emerging technology, or
- 2) Hybrid an application that is manufactured using traditional electronics and devices, circuits, or components based on the new technology, e.g. a product with a printed display module and a silicon IC RF front-end.

For non-hybrid applications, one technical **barrier** concerns the development of in-line manufacturing **quality control** equipment. To benefit from the economies of scale that R2R and printing offers, systems must be developed and qualified for testing of the fabricated devices, circuits, and components.

Summary - PET

- PET report is released: See http://NEPP.nasa.gov
- PE market outpace Silicon Chip soon!
- Reviewed OE-A, ITRS, iNEMI roadmaps
 - Roadmaps continuously updated
- Review industry specifications
 - IPC, IEEE
- Presented hierarchy of device/package/systems
 - Reliability implication for each level
- Discussed briefly additive manufacturing
- OE-A stated "killer application" yet to be found!
- Recom: Build PCB/assembly for reliability



Acknowledgment

The research described in this publication is being conducted at the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration.

Copyright 2014 California Institute of Technology. Government sponsorship acknowledged.

The author extends his appreciation to program managers of NASA Electronic Parts and Packaging (NEPP) Program. including co-managers Michael Sampson and Kenneth LaBel at GSFC, and Drs. Charles Barnes and Douglas Sheldon at JPL, for their continuous support and encouragement.

Reference

http://NEPP.nasa.gov